### PCT

## WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7:		(11) International Publication Number: WO 00/07114
G06F 17/00	A1	(43) International Publication Date: 10 February 2000 (10.02.00)
(21) International Application Number: PCT/EF (22) International Filing Date: 10 July 1999 (		CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL,
(30) Priority Data: 98202510.8 27 July 1998 (27.07.98)	1	Published With international search report.
(71) Applicant: KONINKLIJKE PHILIPS ELECTRON [NL/NL]; Groenewoudseweg 1, NL-5621 BA I (NL).		
(72) Inventor: HORSTMAN, Robert, E.; Prof. Ho NL-5656 AA Eindhoven (NL).	lstlaan	6,
(74) Agent: DEGUELLE, Wilhelmus, H., G.; Internation trooibureau B.V., Prof. Holstlaan 6, NL-5656 hoven (NL).		

#### (54) Title: FFT PROCESSOR AND METHOD WITH OVERFLOW PREVENTION

#### (57) Abstract

In a string of modular fixed point data decimated calculation stages, operands of a later stage are formed by results of an immediately earlier stage. Reducing operations are executed to avoid a subsequent overflow condition. In particular, the results are matched to a uniform threshold value, excess of which could lead to said overflow condition in the next decimated calculation stage. If detecting actual excess, the results of the earlier stage are selectively downsized by a uniform factor to avoid a subsequent overflow.



#### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA.	Gabon	LV	Latvia	SZ	Swaziland
ΑZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	<b>Israel</b>	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of Americ
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Vict Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
СH	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ.	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	u	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

10

15

20

25

#### FFT PROCESSOR AND METHOD WITH OVERFLOW PREVENTION

#### **BACKGROUND OF THE INVENTION**

The invention relates to an FFT processor as recited in the preamble of Claim 1. The invention is also related to a method for performing Fast Fourier Transforms.

FFT is a standard tool used in digital signal processing and has been described in the book "Discrete-Time Signal Processing" by A.V. Oppenheim and R.W. Schafer, Prentice-Hall 1989, pp. 587-609.

In an FFT processor, an FFT of a block of input samples is calculated by performing subsequently a plurality of basic transform calculations. These basic transform calculations are often called butterfly calculations.

During the subsequent calculation of the basic transform calculations, the size of the intermediate results increases continuously. If the intermediate results are represented in a fixed point format it can happen that the intermediate result is larger that the capacity of an actual register in which the intermediate results have to be stored. In this case an overflow occurs. In practice, overflow can occur in every stage, and in the prior art it has been proposed to normalize the intermediate results in every stage. This can e.g. be done by dividing the intermediate result by a factor of 2 before storing it. This normalization reduces the accuracy of the final results of the complete FFT calculation.

On the other hand, handling the overflow when it actually occurs is quite tedious, because it would necessitate to re-calculate the intermediate result that overflowed, by execute the basic transform calculation again after normalization of the result of the previous basic transform calculation. This would also require storing various intermediate results longer. Various procedures have been proposed for dealing with the above problem. The publication by Z.A.M. Sharrif et al, "Noise analysis for digit slicing FFT", IEE Proceedings-F, No.5, October 1991, pp. 509-512, and a Correspondence thereto by L. Stankovic and R. Puzovic, Ditto, No. 4, August 1992, p.278, considers the effects of selectively scaling by factors of 1/2 or 1 in each stage, respectively, on the noise caused thereby. The references have not considered a straightforward implementation of the actual scaling itself, but rather deal with software simulations.

10

15

20

25

30

### SUMMARY TO THE INVENTION

In consequence, amongst other things, it is an object of the present invention to provide a straightforward fast Fourier processor in which overflow is of intermediate results is prevented in a simple way, without having an adverse effect on the accuracy of the complete FFT calculation.

Therefor a system according to the invention is characterized according to the characterizing part of claim 1.

The present invention is based on the recognition that it is possible to determine from the present intermediate result whether overflow can occur in the next basic transform calculation to be performed. According to the present invention a scaling by a scaling factor is performed when it is determined that an overflow can occur in the next basic transform calculation. In this way the occurrence of overflow is prevented without performing unnecessary scaling operations.

Preferably, the scaling factor used when it is determined that an overflow can occur in the next basic transform calculation is a power of two. This makes that the scaling operation can easily be done by performing a shift operation on the intermediate result.

A further embodiment of the present invention is characterized according to the characterizing part of claim 3.

By counting the number of times a scaling occurs, it is possible to obtain a block floating point representation of the final result of the FFT calculation in a very easy way. In this block floating point representation, the content in the output registers of the calculation means represents the mantissa of the block floating point numbers, and the counted number of scaling operations represented a common exponent (of two) of the floating point representation of the final result of the FFT calculation.

A still further embodiment of the present invention is characterized according to the characterizing part of claim 4.

It often occurs in signal processing applications that first an FFT transform is performed on an input signal, that subsequently the result of the FFT transform is subjected to a further processing step, and that the result of the further processing is subjected to an inverse FFT.

The basic transform calculations in the FFT operation include the multiplication of input samples with a complex constant and the basic transform calculations in the inverse FFT operation include the multiplication of input samples with the conjugate of the complex constant used in the FFT operation.

According to an aspect of the present invention the FFT and inverse FFT operation are combined in one arrangement, in which the needed complex constants are stored only once. The conjugated constants required for the inverse FFT operation are derived from the constants used by the FFT operation by inverting the sign of the imaginary part.

3

5

#### BRIEF DESCRIPTION OF THE DRAWING

These and further aspects and advantages of the invention will be discussed more in detail hereinafter with reference to the disclosure of preferred embodiments, and in particular with reference to the appended Figures that show:

10

Figure 1, a processor arranged for implementing the method;

being derived from US Patent 4,689,738 to the same assignee and being incorporated by

reference herein. Data transport is effected by two parallel buses 20, 22. Items 24, 26, 34, 46, 48, 70, 72, 74, 88, 100, 104, 106, 118, 120, 124, 126, 50, 56 are registers, the latter two via a selection elements. Item 30 is a program counter addressing program memory 28 that can load

26 or from register stack 158. Item 24 is an interrupt address register. Item 90 is a read-only

data memory. Items 36, 102 are data memory modules, items 38, 92, 114 address calculation

units, items 66, 78 bus selectors. Item 58 is a 16x16 bit multiplier with control register and

product register 60. Item 68 is a 40-bit accumulator with add element 64. Item 78 is a bi-

directional selector, item 122 an arithmetic and logical unit ALU, item 116 a scratchpad

Figure 2, a flow chart of a procedure according to the invention;

Figure 3, a few vector diagrams used in the butterfly calculation.

Figure 1 shows a processor arranged for implementing the method, by itself

#### DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

20

15

output register 26, and feed the data buses. Program counter 13 loads from instruction register

25

memory, and items 80, 82, 84, 86, 130, 132 are I/O units. For the detailed functionality, reference is had to the cited US Patent. The comparing with the threshold can be implemented at the output of accumulator 68. Another processor type is a so-called Digital Signal Processor (DSP), that features the facility to execute three parallel memory accesses within a single machine cycle. In such high-speed machines, the loosing of a cycle would cause a serious

delay.

Figure 2 is a flow chart of a procedure according to the invention, that will be explained along the calculating of so-called Butterflies in a Fast Fourier Transform FFT. The

\*अ

: 4.

SUBSTITUTE SHEET (BUILE 26)

10

25

FFT comprises a plurality of basic transform operations. In each of the basic transform operations a number of so-called butterfly operations is performed.

There are two alternative algorithms to calculate an FFT. One in the so-called "decimation in time" FFT and the other is the "decimation in frequency" FFT. In the "decimation in time" FFT the butterfly calculation may be represented as rotating a vector in the complex plane, followed by adding another vector thereto. The butterfly operation determines a transformed vector and its conjugate. This can be written as:

$$X = A + B \cdot W_N^k$$

$$Y = A - B \cdot W_N^k$$
(1)

The factor  $W_N^k$  is called the twiddle factor, and it represents a complex constant. Its value depends on the number of input samples N. It is equal to:

$$W_N^k = e^{-j \cdot 2 \cdot \pi \frac{k}{N}} \tag{2}$$

Alternatively, in a "decimation in frequency" FFT butterflies are calculated which can be represented as adding vectors followed by rotating the result vector in the complex plane. This can be written as:

$$X = A + B$$

$$Y = (A - B) \cdot W_N^k$$
(3)

In a fixed point procedure such should not cause an overflow, and as a

precaution the calculation of each next basic transform calculation, involving the execution of a number of butterfy calculations, is usually preceded by a division by a factor of 2. A disadvantage thereof is that sometimes this division is unnecessary and will thus cause the unnecessary loosing of result bits. A combination of forward and backward transform on an array of 256 real points will in practice cause the loosing of about 8 bits. The invention provides an efficient procedure to avoid unnecessary divisions without the necessity to introduce additional cycles.

To avoid overflow, the following condition is necessary and sufficient for "decimation in time" FFT's. A vector with two equal components MAX can after an arbitrary rotation have no larger component than sqrt(2) x MAX. Adding thereto a second vector with components MAX will generate a vector with components no larger than a first threshold of sqrt(2) x MAX + MAX < MAXINTEGER, the latter quantity representing the available register length. Therefore, the maximum allowable length of the earlier component is equal to

10

15

20

25

30

a threshold of MAXINTEGER/(1 + sqrt(2)). The executing of the earlier calculating stage allows immediate checking this size within its proper cycle and the consequential setting of a signal bit in the status register if the threshold is exceeded. If a basic transform calculation (group of butterflies) is performed, a single such status bit is assigned thereto, that may or may not be set when calculating any single butterfly of the basic transform calculation. After the complete basic transform calculation has been performed, the associated status bit is inspected and if true, the result of the basic transform calculation is divided by a factor of 2 in the next basic transform calculation (group of butterflies) in order to avoid overflow. Counting the number of times the bit has been set for the plurality of basic transform calculations of butterflies will produce a block floating point FFT result in which the result of the counting represents the exponent.

PCT/EP99/04936

ائد ج

On the other hand, in the "decimation in frequency" FFT, two vectors with components MAX will be added and subsequently rotated in the complex plane. This results in a vector having components which cannot be larger than 2 x MAX x sqrt(2).

It has been estimated that about 20-40% of the cycles would be no longer necessary for a 256 point FFT, with respect to another procedure wherein an additional check were executed after each group of butterfly calculations.

Conventionally, in an inverse transform the necessity for **two** tables is avoided by inverting the sign of the imaginary part of a twiddle factor. The twiddle factor is a number below 1, that indicates the complex vector rotation. Generally, it is represented by two sixteen bit words, of which each first bit indicates the sign and the remainder the size. According to the invention, this may now be executed on a second ALU which procedure will now not influence the above status bit. Another possibility is to introduce temporary saving storage for the above status register. Both features may be straightforwardly introduced into Figure 1.

In particular, the various blocks in Figure 2 represent the following operations. In block 160, the procedure starts by assigning the necessary hardware facilities. In block 162, the input data for the first calculation stage are loaded. Next, in block 164 the first butterfly of the actual basic transform calculation is calculated, and the result is stored. In block 166, the result is compared with the threshold. If the threshold is exceeded, in block 168 the status bit for the actual basic transform calculation is set, if such had not already been effected for an earlier butterfly of the same basic transform calculation. In block 170 it is tested whether the actual butterfly was the last one for the basic transform calculation in question. If negative, the system reverts to block 164 for processing the next butterfly. If positive, in block 172 the status bit is saved, for in the next multiplying stage controlling a division by 2. For this

purpose, the output of the multiplier is followed by a shift mechanism not shown separately in the Figure.

In block 174 it is tested whether the actual basic transform calculation was the last one to be performed. If negative, the system resets the necessary butterfly counters, etcetera, and reverts to block 164 for executing the butterflies of the next basic transform calculation. If during the execution of the most recent basic transform calculation the status bit was set, The output samples of said basic transform calculation is normalized by dividing by the decimating factor of two before the next basic transform calculation is executed. This is implemented by left-shifting over one binary position at the multiplying in question. In block 178, the system terminates operation, by outputting all results, inclusive of the number of status bits that had been set, for so allowing a floating point to be used subsequently. For example, if a 256 point transform had five bits set, the floating point coefficient is incremented by 5. In this way, a fixed point machine provides the correct block floating point output data.

5

10

25

Figures 3A, 3B show a few vector diagrams used in the butterfly calculation. In
Figure 3A, for a "decimating in time" FFT, a first vector has two components with values
MAX each. No larger components can occur. The size of this vector can thus be no larger than
MAX sqrt(2). This vector is added in the calculating of the butterfly to another vector
component that can have no greater value than MAX again. All other sizes and vector
directions lead to lower values of the result. Therefore, the overall result can be no larger than
MAX x (1 + sqrt(2)). Therefore, the test threshold for the result is the inverted value of this
expression.

In Figure 3B, for a "decimating in frequency" FFT, two first vectors have components with values MAX each; no larger components can occur, and the case shown that they have parallel directions represents a worst case. The size of the combined vector can thus be no larger than 2 x MAX. This vector is rotated in the calculating of the butterfly so that the largest component of the rotated result can have no greater value than 2 x MAX sqrt(2). All other sizes and vector directions lead to lower values of the result. Therefore, the test threshold for the result is the inverted value of this expression.

CLAIMS:

5

15

20

25

- 1. Fast Fourier processor comprising calculation means for performing a plurality of subsequent basic transform calculations, said calculation means comprise scaling means to prevent overflow of a result of said basic transform calculations, characterized in that the fast Fourier processor comprises means for determining whether a result of at least one of the basic transform calculations exceeds a threshold value, and in that the scaling means are arranged for scaling said result of said at least one of the basic calculations by a scaling factor smaller than one if said result exceeds the threshold value.
- 2. Fast Fourier processor according to claim 1, characterized in that said scaling factor equals two.
  - 3. Fast Fourier processor according to claim 1 or 2, characterized in that the fast Fourier processor comprises counting means for counting the number of times a scaling takes place during performing said plurality of basic transform calculations, and in that said number of times represents an exponent of a block floating point representation of a final result of the plurality of subsequent basic calculations.
  - 4. Fast Fourier processor according to one of the previous claims, characterized in that the fast Fourier processor is arranged for calculating a first transform and its inverse transform, in that for the first transform the basic transform calculations comprise a multiplication of an input signal with a first complex constant, in that for the inverse transform the basic transform calculations comprise a multiplication of an input signal with a second complex constant which is the conjugate of the first constant, in that the fast Fourier processor comprises inverting means for calculating the second constant from the first constant by inverting the sign of the first constant.
  - 5. Fast Fourier processor according to claim 4, characterized in that the inverting means comprise different means than the calculation means.

6. Fast Fourier processor according to claim 4, characterized in that the inverting means comprise a part of the calculation means, and in that the Fast Fourier processor comprises storage means for temporarily storing an indicator indicating whether a result of a most recently executed basic transform calculation exceeded said threshold value.

5

10

20

25

- 7. Fast Fourier transforming method comprising performing a plurality of subsequent basic transform calculations and preventing overflow of a result of said basic transform calculations, characterized in that the method comprises determining whether a result of at least one of the basic transform calculations exceeds a threshold value smaller than the maximum value of said result, and in that the method comprises scaling said result of said at least one of the basic calculations by a scaling factor smaller than one if said result exceeds the threshold value.
- 8. Method according to claim 7, characterized in that said scaling factor equals two.
  - 9. Method according to claim 7 or 8, characterized in that the method comprises counting the number of times a scaling takes place during performing said plurality of basic transform calculations, and in that said number of times represents an exponent of a block floating point representation of a final result of the plurality of subsequent basic calculations.
  - 10. Method according to one of the claims 7, 8 or 9, characterized in that the method comprises calculating a first transform and its inverse transform, in that for the first transform the basic transform calculations comprise a multiplication of an input signal with a first complex constant, in that for the inverse transform the basic transform calculations comprise a multiplication of an input signal with a second complex constant which is the conjugate of the first constant, in that the method comprises calculating the second constant from the first constant by inverting the sign of the imaginary part of the first constant.




FIG. 1




FIG. 2




FIG. 3A




FIG. 3B

# INTERNATIONAL SEARCH REPORT

Interna 1 Application No

			101/61 33/	7 04930
A. CLASSII IPC 7	FICATION OF SUBJECT MATTER G06F17/00			
According to	International Patent Classification (IPC) or to both national classifica	ition and IPC		
	SEARCHED			
Minimum do IPC 7	cumentation searched (classification system followed by classification G06F	n symbols)		
Documentati	ion searched other than minimum documentation to the extent that so	uch documents are incli	uded in the fields so	arched
Electronic da	ata base consulted during the international search (name of data bas	e and, where practical	, search terms used	
C. DOCUME	ENTS CONSIDERED TO BE RELEVANT			
Category °	Citation of document, with indication, where appropriate, of the rele	evant passages		Relevant to dairn No.
X	US 4 501 149 A (KONNO JUNICHI ET 26 February 1985 (1985-02-26) column 6, line 42 - line 64 claims 3,4	AL)		1-10
Α	US 4 872 132 A (RETTER REFAEL) 3 October 1989 (1989-10-03) claims 1-6 column 2, line 5 - line 50			1-10
A	US 5 481 488 A (XU JIASHENG ET A 2 January 1996 (1996-01-02) abstract; claim 1	L)		1-10
Α .	EP 0 155 660 A (HEWLETT PACKARD C 25 September 1985 (1985-09-25) abstract; claim 1	0)		1-10
Furth	er documents are listed in the continuation of box C.	X Patent family	members are fisted	in annex.
		<u></u>		
"A" docume conside	nt defining the general state of the art which is not ared to be of particular relevance	citéd to understan invention	d not in conflict with d the principle or the	the application but sory underlying the
filing da	ate		red novel or cannot	be considered to
which i	nt which may throw doubte on priority claim(e) or s cited to establish the publication date of another or other special reason (as specified)	"Y" document of partice	ular relevance; the c	
	nt referring to an oral disclosure, use, exhibition or	document is comb	ined with one or mo	ventive step when the
"P" docume	nt published prior to the international filing date but	in the art.  "&" document member	•	us to a person skilled family
Date of the a	ictual completion of the international search		the International sea	
11	l October 1999	19/10/1	999	
Name and m	alling address of the ISA  European Patent Office, P.B. 5818 Patentiaan 2  NL - 2260 HV Rijswijk  Tel. (+31-70) 340-2040, Tx. 31 651 epo ni, Fax: (+31-70) 340-3016	Authorized officer	García, E	

## INTERNATIONAL SEARCH REPORT

improvation on patent family members

Interny al Application No PCT/LP 99/04936

Patent document cited in search report		Publication date	1	Patent family member(s)	Publication date  21-04-1989 16-01-1990 09-05-1984 03-05-1984 30-04-1984 16-05-1984	
US 45011			JP JP JP DE DK GB	1021461 B 1538893 C 59079852 A 3339288 A 494483 A,B, 2129560 A,B		
US 48721	32 A	03-10-1989	NONE			
US 54814	188 A	02-01-1996	NON			
EP 01556	560 A	25-09-1985	DE JP JP JP US	3585449 A 1828149 C 5030327 B 60210016 A 4750145 A	09-04-1992 28-02-1994 07-05-1993 22-10-1985 07-06-1988	

THIS PAGE BLANK (USPTO)